

## 4.3 Two Byte Modules & Cards

### 4.3.1 – 76 PIN ZIP/SIMM SRAM MODULE

CAPACITY—2 X 64K, 2 X 256K, 2 X 1M WORDS OF 9 BITS  
CONFIGURATION—DUAL BANK MODULE USING DEVICES WITH 64K, 256K, OR 1M WORDS—  
SELECTABLE AS 64K, 256K, OR 1M BY 18  
128K, 512K, OR 2M BY 9  
LOGIC FEATURE—2 SEPARATELY CONTROLLABLE BITS FOR USE AS PARITY BITS  
PACKAGE—76 PIN SIP MODULE WITH ZIP TERMINAL CONFIGURATION  
PIN ASSIGNMENTS—Fig. 4.3–1

### 4.3.2 – 40 PIN SIP/SIMM DRAM MODULE FAMILY

CAPACITY —64K TO 4M WORDS OF 16 OR 18 BITS  
—64K TO 8M WORDS OF 8 OR 9 BITS  
—128K TO 16M WORDS OF 4 BITS  
—256K TO 32M WORDS OF 2 BITS  
—512K TO 64M WORDS OF 1 BIT  
CONFIGURATION—ONE OR TWO SIDED,  
—USING 64K, 256K, 1M, OR 4M DEVICES  
PACKAGE—40 PIN SIP MODULE  
PIN ASSIGNMENTS—Fig. 4.3–2


### 4.3.3 – 60 PIN DRAM CARD FAMILY

CAPACITY—512K, 1M, 2M, 4M, & 8M WORDS OF 16 OR 18 BITS  
CONFIGURATION—SEVEN DIFFERENT CONFIGURATIONS  
—USING 1Mb & 4Mb DEVICES AND WITH 1, 2, OR 4 RE CLOCKS.  
LOGIC FEATURES, The cards contain a “PRESENCE DETECT” feature which consists of output pins  
which supply an encoded value which defines the storage capacity, configuration, and speed of the  
card.  
PACKAGE—60 PIN JEDEC MEMORY CARD  
PIN ASSIGNMENTS—Fig. 4.3–3A  
CONFIGURATION BLOCK DIAGRAMS—Fig. 4.3–3B

### 4.3.4 – 68 PIN MULTIPLE TECHNOLOGY MEMORY CARD FAMILY

CAPACITY—UP TO 32M WORDS OF 16 BITS  
CONFIGURATION—ONE BASIC CONFIGURATION that allows the use of SRAM, EEPROM, EPROM,  
or ROM memory devices with software or firmware control to accommodate the device characteristic  
differences.  
LOGIC FEATURES,  
—The card contains an internal MEMORY called the “ATTRIBUTE MEMORY”; the contents describe  
the hardware and software characteristics, and use of the card.  
— The card contains a “PRESENCE DETECT” feature which consists of output pins which supply an  
encoded value which defines the storage capacity, configuration, and speed of the card.  
PACKAGE—68 PIN JEDEC MEMORY CARD  
PIN ASSIGNMENTS—Fig. 4.3–4A  
MEMORY CARD OPERATION TRUTH TABLE— Page 4.3–4B  
MEMORY CARD SPECIFIC TERMINOLOGY— Sec. 2.8, Page 2–13





The PD(n) pins are connected to GND (G) or left optn (O).

E1 & W1 CONTROL Q0, Q2, Q4, Q6, Q10, Q12, Q14, Q16  
 E2 & W1 CONTROL Q1, Q3, Q5, Q7, Q11, Q13, Q15, Q17  
 E3 & W2 CONTROL Q8  
 E4 & W2 CONTROL Q9

FIGURE 4.3-1

2 X 64K TO 1M BY 9, 76 PIN SRAM MODULE FAMILY

PHYSICAL CONFIGURATION	8 OR 9 DEVICES LONG, SINGLE SIDED				8 OR 9 DEVICES LONG, DOUBLE SIDED				
	VERSION	N X 8(9)	2N X 4	4N X 2	8N X 1	4N X 4	8N X 2	16N X 1	@ N X 18
[1]	1	VDD							
[2]	2	NC							Q0
[3]	3	NC							D0
[4]	4	D0	NC						D17
[5]	5	Q0	NC						Q17
[6]	6	*A10							
[7]	7	D1	NC			DQ0'	NC		DQ1
[8]	8	Q1	DQ0	NC		DQ0	NC		DQ16
[9]	9	A9							
[10]	10	VSS							
[11]	11	W							
[12]	12	D2	NC			CE1	NC		DQ2
[13]	13	Q2	CE1			CE2	CE1		DQ15
[14]	14	A8							
[15]	15	A7							
[16]	16	D3	NC			DQ1'	DQ0'		DQ3
[17]	17	Q3	DQ1	DQ0		DQ1	DQ0		DQ14
[18]	18	A6							
[19]	19	A5							
[20]	20	A4							
[21]	21	D4	NC			CE3	NC		DQ4
[22]	22	Q4	NC	CE2	CE4	NC	CE2	CE4	DQ13
[23]	23	A3							
[24]	24	A2							
[25]	25	D5	NC			DQ2'	NC		DQ5
[26]	26	Q5	DQ2	NC		DQ2	NC		DQ12
[27]	27	A1							
[28]	28	A0							
[29]	29	D6	NC			CE5	NC		DQ6
[30]	30	Q6	NC	CE2	Q6	NC	CE3	CE6	DQ11
[31]	31	VSS							
[32]	32	D7	NC			DQ3'	DQ1'	NC	DQ7
[33]	33	Q7	DQ3	DQ1	NC	DQ3	DQ1	NC	DQ10
[34]	34	CE	CE2	CE4	CE7	CE3	CE4	CE7	CE1
[35]	35	NC				CE4	NC	CE8	CE2
[36]	36	RE				RE1			
[37]	37	NC				RE2			
[38]	38	D8	NC						DQ8
[39]	39	Q8	NC						DQ9
[40]	40	VDD							

40 PIN  
SIP MODULE  
TOP VIEW


\* PIN 5 RESERVED FOR OPTIONAL REFRESH (F) WHEN NOT NEEDED FOR A10

@ N X 18 MODULE CAN BE USED AS A 2N X 9 BY CONNECTING ADJACENT D, Q, & DQ PINS TOGETHER

CONFIGURATION GIVES THE PHYSICAL ARRANGEMENTS OF THE MEMORY DEVICES ON THE MODULE GIVING LENGTH AND NUMBER OF SIDED POPULATED, VERSION IS THE LOGIC ORGANIZATION OF THE MODULE WHERE "N" IS THE CAPACITY OF THE MEMORY DEVICE USED.

THOSE PIN NAMES LABELED "" (PRIME) ARE CONNECTED TO THE BACK SIDE OF THE MODULE ON THE DOUBLE SIDED CONFIGURATIONS.

**FIGURE 4.3-2**  
**40 PIN DRAM MODULE FAMILY**



	PD4	PD5
SPEED (tRAC)	58	57
80 NS	VSS	VSS
70 NS	VSS	NC
60 NS	NC	VSS
50 NS	NC	NC

PD SPEED TABLE

	PD1	PD2	PD3
CONFIGURATION	3	4	2
512K X 16/18 2 RE	VSS	NC	VSS
1M X 16/18 4 RE	VSS	NC	NC
2M X 16/18 2 RE	NC	VSS	VSS
4M X 16/18 4 RE	NC	VSS	NC
1M X 16/18 1 RE	VSS	VSS	VSS
4M X 16/18 1 RE	NC	NC	VSS
8M X 16/18 2 RE	VSS	VSS	NC
NO CARD	NC	NC	NC

PD CONFIGURATION TABLE


	PIN NUMBER				
CONFIGURATION	50	53	52	8	7
512K X 16/18 2 RE	NC	NC	RE1	NC	NC
1M X 16/18 4 RE	NC	NC	RE1	RE2	RE3
2M X 16/18 2 RE	A9	NC	RE1	NC	NC
4M X 16/18 4 RE	A9	NC	RE1	RE2	RE3
1M X 16/18 1 RE	A9	NC	NC	NC	NC
4M X 16/18 1 RE	A9	A10	NC	NC	NC
8M X 16/18 2 RE	A9	A10	RE1	NC	NC

CONFIGURATION PIN ASSIGNMENT TABLE


Pins 19 & 20 (DQ8 & DQ 17) are NC for X16 Versions

\* SEE TABLE FOR FUNCTION ASSIGNMENTS FOR THESE PINS  
AS A FUNCTION OF CARD CAPACITY AND CONFIGURATION

**FIGURE 4.3-3A**  
**60 PIN x16 or 18 DRAM CARD FAMILY PIN CONNECTIONS**



**FIGURE 4.3-3B**  
**60 PIN x16 or 18 DRAM CARD FAMILY BLOCK DIAGRAMS**



\* NOTE: This Standard is applicable to SRAM, EPROM, OTPROM, EEPROM, and FLASH Memory. It is not applicable to DRAM.

**FIGURE 4.3-4A**  
**68 PIN MULTIPLE TECHNOLOGY CARD FAMILY**

Main Memory Read Function for all types of Memory Card except DRAM										
MODE	$\overline{RG}$	$\overline{E2}$	$\overline{E1}$	A0	$\overline{G}$	$\overline{W}$	VPP2	VPP1	DQ15-DQ8	DQ7-DQ0
Standby Mode	X	H	H	X	X	X	VCC	VCC	High-Z	High-Z
Byte Access (8 bits)	H	H	L	L	L	H	VCC	VCC	High-Z	Even-Byte
	H	H	L	H	L	H	VCC	VCC	High-Z	Odd-Byte
Word Access (16 bits)	H	L	L	X	L	H	VCC	VCC	Odd-Byte	Even-Byte
Odd-Byte Only Access	H	L	H	X	L	H	VCC	VCC	Odd-Byte	High-Z
Main Memory Write Function for SRAM and EEPROM										
MODE	$\overline{RG}$	$\overline{E2}$	$\overline{E1}$	A0	$\overline{G}$	$\overline{W}$	VPP2	VPP1	DQ15-DQ8	DQ7-DQ0
Standby Mode	X	H	H	X	X	X	VCC	VCC	XXX	XXX
Byte Access (8 bits)	H	H	L	L	H	L	VCC	VCC	XXX	Even-Byte
	H	H	L	H	H	L	VCC	VCC	XXX	Odd-Byte
Word Access (16 bits)	H	L	L	X	H	L	VCC	VCC	Odd-Byte	Even-Byte
Odd-Byte Only Access	H	L	H	X	H	L	VCC	VCC	Odd-Byte	High-Z
Main Memory Write Function for OTPROM, EPROM, and FLASH Memory										
MODE	$\overline{RG}$	$\overline{E2}$	$\overline{E1}$	A0	$\overline{G}$	$\overline{W}$	VPP2	VPP1	DQ15-DQ8	DQ7-DQ0
Standby Mode	X	H	H	X	X	X	VCC, VPP	VCC, VPP	XXX	XXX
Byte Access (8 bits)	H	H	L	L	H	L	VCC	VPP	XXX	Even-Byte
	H	H	L	H	H	L	VPP	VCC	XXX	Odd-Byte
Word Access (16 bits)	H	L	L	X	H	L	VPP	VPP	Odd-Byte	Even-Byte
Odd-Byte Only Access	H	L	H	X	H	L	VPP	VCC	Odd-Byte	XXX
Attribute Memory Read Function										
MODE	$\overline{RG}$	$\overline{E2}$	$\overline{E1}$	A0	$\overline{G}$	$\overline{W}$	VPP2	VPP1	DQ15-DQ8	DQ7-DQ0
Standby Mode	X	H	H	X	X	X	VCC	VCC	High-Z	High-Z
Byte Access (8 bits)	L	H	L	L	L	H	VCC	VCC	High-Z	Even-Byte
	L	H	L	H	L	H	VCC	VCC	High-Z	Not Valid
Word Access (16 bits)	L	L	L	X	L	H	VCC	VCC	Not Valid	Even-Byte
Odd-Byte Only Access	L	L	H	X	L	H	VCC	VCC	Not Valid	High-Z
Attribute Memory Write Function for SRAM and EEPROM										
MODE	$\overline{RG}$	$\overline{E2}$	$\overline{E1}$	A0	$\overline{G}$	$\overline{W}$	VPP2	VPP1	DQ15-DQ8	DQ7-DQ0
Standby Mode	X	H	H	X	X	X	VCC	VCC	XXX	XXX
Byte Access (8 bits)	L	H	L	L	H	L	VCC	VCC	XXX	Even-Byte
	L	H	L	H	H	L	VCC	VCC	XXX	XXX
Word Access (16 bits)	L	L	L	X	H	L	VCC	VCC	XXX	Even-Byte
Odd-Byte Only Access	L	L	H	X	H	L	VCC	VCC	XXX	XXX
Attribute Memory Write Function for OTPROM, EPROM, and FLASH Memory										
MODE	$\overline{RG}$	$\overline{E2}$	$\overline{E1}$	A0	$\overline{G}$	$\overline{W}$	VPP2	VPP1	XXX	DQ7-DQ0
Standby Mode	X	H	H	X	X	X	VCC, VPP	VCC, VPP	XXX	XXX
Byte Access (8 bits)	L	H	L	L	H	L	VCC	VPP	XXX	Even-Byte
	L	H	L	H	H	L	VCC	VCC	XXX	XXX
Word Access (16 bits)	L	L	L	X	H	L	VPP	VPP	XXX	Even-Byte
Odd-Byte Only Access	L	L	H	X	H	L	VPP	VCC	XXX	XXX

NOTE: For those pins in the above tables where "VCC, VPP" is specified, either supply may be used for programming at the option of the manufacturer. However those cards which use VCC must be able to withstand VPP without damage.

FIGURE 4.3-4B

68 PIN MULTIPLE TECHNOLOGY CARD FAMILY FUNCTION TABLES